


## TXMC639 Reconfigurable FPGA with 16 x 16 bit Analog Input 8 x 16 bit Analog Output and 32 digital I/O



TXMC639-11R



TXMC639-11R without heat sink

### Application Information

The TXMC639 is a standard single-width Switched Mezzanine Card (XMC) compatible module providing a user configurable FPAG (AMD Kintex™ 7) with up to 16 differential ADC input channels and up to 8 single ended DAC output channels.

The TXMC639 ADC input channels are based on the Octal 16-Bit 1.5MSPs Differential LTC2320-16 ADC. The TXMC639-11R provides 16, the TXMC639-10R 8 ADC channels. Each channel has a resolution of 16 bit and can operate at up to 1.5 MSPs. The analog input circuit is designed to configurable differential input voltages ranges of  $\pm 20.57$  V,  $\pm 10.28$  V or  $\pm 5.14$  V.

The TXMC639 DAC output channels are based on the Dual 16bit AD5547 DAC. The TXMC639-11R provides 8, the TXMC639-10R 4 DAC channels. Each DAC output is designed as a configurable single-ended bipolar analog output. Output voltage is configurable as  $\pm 10.0$  V,  $\pm 5.0$  V or  $\pm 2.5$  V.

32 ESD-protected TTL lines provide a flexible digital interface. All I/O lines are individually programmable either as input or output. Input I/O lines are tri-stated and could be used with the on-board pull up or as tri-stated output. Each TTL I/O line has a pull resistor sourced by a common pull voltage. The pull voltage level is selectable to be either +3.3 V, +5.0 V or GND.

16 of these ESD-protected TTL lines can be switched between TTL interface and RS422 interface. Switching is done via the Board Configuration

Controller (BCC). All 8 RS422 transceivers have individual internal switchable terminations.

For customer specific I/O extension or inter-board communication, the TXMC639 provides 64 FPGA I/Os on P14 and 4 FPGA Multi-Gigabit-Transceiver on P16. P14 I/O lines can be configured as 64 single ended LVCMOS25 or as 32 differential LVDS25 interface in accordance with TEWS CMC modules.

The User FPGA is connected to a 1GB, 32 bit wide DDR3L SDRAM. The SDRAM-interface uses an internal Memory Controller and is routed to a HP bank of User FPGA Kintex™ 7.

The TXMC639 is delivered with an FPGA Board Reference Design (BRD). This is the standard content of the serial configuration SPI flash, and is loaded into the user FPGA by default after power up. The User FPGA can also be configured via the on-board Board Configuration Controller (BCC) or via JTAG interface using a AMD programmer. For full PCIe specification compliance the AMD Tandem Configuration Feature is supported. The SPI flash device is in-system programmable. Also an in-circuit debugging option is available via a JTAG header for real-time debugging of the User FPGA design.

User applications for the TXMC639 with Kintex™ 7 FPGA can be developed using the design software Vivado Design Suite. A full (non-webpack) license for the Vivado Design Suite design tool is required, due to FPGA density.

### Technical Information



**Order Information****RoHS Compliant**

<b>TXMC639-10R</b>	XC7K160T-2FBG676 Kintex™ 7 FPGA, 1GB DDR3	8 x Analog In, 4 x Analog Out, 32 digital Front I/O, 64 direct FPGA Rear I/O Lines and 4 MGTs Rear I/O
<b>TXMC639-11R</b>	XC7K325T-2FBG676 Kintex™ 7 FPGA, 1GB DDR3	16 x Analog In, 8 x Analog Out, 32 digital Front I/O, 64 direct FPGA Rear I/O Lines and 4 MGTs Rear I/O

**Software**

<b>TDRV018-SW-25</b>	Integrity Software Support
<b>TDRV018-SW-42</b>	VxWorks Software Support
<b>TDRV018-SW-65</b>	Windows Software Support
<b>TDRV018-SW-82</b>	Linux Software Support
<b>TDRV018-SW-95</b>	QNX Software Support

For other operating systems please contact TEWS.